



Vivado 2019.1 - Generate Bitstream

Create HDL Wrapper


After generating the block design it is possible to Run Syntheses under Synthesis menu.



In the Block Design under Source, right click and select Create HDL Wrapper



Let Vivado decide what to do.



Generate Bitstream

File Edit Flow Tools Reports Window Layout View Help Quick Access

Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager

Sources

- Design Sources (1)
 - v000_wrapper (v000_wrapper.v) (1)
 - v000_j: v000 (v000.bd) (1)
- Constraints
- Simulation Sources (1)
 - sim_1 (1)
- Utility Sources

Hierarchy IP Sources Libraries Compile Order

Source File Properties

Enabled

Location: C:/Users/gultr/Documents/git_repositories/CSC_58006_TA_project/ZedBoard_v000/ZedBoard_v000.xpr

Type: Verilog

Library: xil_defaultlib

Size: 2.7 KB

Modified: Today at 12:09:00 PM

General Properties

Td Console

INFO: [SD 41-1642] The design 'v000.bd' is already validated. Therefore parameter propagation will not be re-run.

Write : C:/Users/gultr/Documents/git_repositories/CSC_58006_TA_project/ZedBoard_v000/ZedBoard_v000.xpr/sources_1/bd/v000/v000.bd

Write : C:/Users/gultr/Documents/git_repositories/CSC_58006_TA_project/ZedBoard_v000/ZedBoard_v000.xpr/sources_1/bd/v000/v000_cdfdata.ui

VHDL Output written to : C:/Users/gultr/Documents/git_repositories/CSC_58006_TA_project/ZedBoard_v000/ZedBoard_v000.xpr/sources_1/bd/v000/synth/v000.v

VHDL Output written to : C:/Users/gultr/Documents/git_repositories/CSC_58006_TA_project/ZedBoard_v000/ZedBoard_v000.xpr/sources_1/bd/v000/sim/v000.v

VHDL Output written to : C:/Users/gultr/Documents/git_repositories/CSC_58006_TA_project/ZedBoard_v000/ZedBoard_v000.xpr/sources_1/bd/v000/bd1/v000_wrapper.v

Add files -moreource C:/Users/gultr/Documents/git_repositories/CSC_58006_TA_project/ZedBoard_v000/ZedBoard_v000.xpr/sources_1/bd/v000/bd1/v000_wrapper.v

open_bd_design C:/Users/gultr/Documents/git_repositories/CSC_58006_TA_project/ZedBoard_v000/ZedBoard_v000.xpr/sources_1/bd/v000/v000.bd

Type a Tcl command here

Bitstream Generation Completed



Bitstream Generation successfully completed.

Next

- ☒ Open Implemented Design
- ☐ View Reports
- ☐ Open Hardware Manager
- ☐ Generate Memory Configuration File

☐ Don't show this dialog again

OK

Cancel

FileEditFlowToolsReportsWindowLayoutViewHelpQuick Access

write_bitstream Complete

Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design
 - Constraints Wizard
 - Edit Timing Constraints
 - Report Timing Summary
 - Report Clock Networks
 - Report Clock Interaction
 - Report Methodology
 - Report DRC
 - Report Noise
 - Report Utilization
 - Report Power

SourcesNetlist

- v000_wrapper
 - Nets (164)
 - Leaf Cells (13)
 - v000_j (v000)

Properties

Select an object to see properties

Project SummaryDevice

Tcl ConsoleMessagesLogReportsDesign RunsPowerMethodologyTiming

Design Timing Summary

General Information

Timer Settings

- Design Timing Summary
- Clock Summary (1)
- Check Timing (13)
- Intra-Clock Paths
- Inter-Clock Paths
- Pathwise Paths/Groups

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 3.741 ns	Worst Hold Slack (WHS): 0.055 ns	Worst Pulse Width Slack (WPWS): 4.020 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 1767	Total Number of Endpoints: 1767	Total Number of Endpoints: 899

All user specified timing constraints are met.

Timing Summary - Impl_1 (saved)